VLSI 實驗

Lab1

Environment setup

(王柏蒼修改20160920)



National Chung-Hsing University Department of Electrical Engineering Analog Integrated Circuit Laboratory





建Library(1/2)



\bigcirc	icfb - Log: /home/g98640	17/CDS.log		
File (Tool:	options		Help	1
// // // //	THIS WORK CONTAINS TRADE SECRET AND PROPRIET WHICH IS THE PROPERTY OF MENTOR GRAPHICS (OR ITS LICENSORS AND IS SUBJECT TO LICEN	RY INFORMATION CORPORATION ISE TERMS.		
mouse L:	М :	R:		
>				



建Library(2/2)



新增Schematic(1/4)

1. 點選VLSILAB,接著再點選File → New → Cell View...

TE 12	Image: Create New File Image: Create New File OK Cancel Defaults Help Help Library Name Image: Cell Name Cell Name image: Composer. Schematic View Name Schematic
∎∽ nv" 2. 選(Tool Library path file cal_home/univtrain/49464003/cds.lik Composer-Schematic
	い" 2. 選(

									Vi	rtuo	so) S	cher	nat	ic E	dit	ing:	VL	SIL	AB	inv	sc	hei	nat	tic										
Cmd	l:		Sel:	0																															3
Tools	Design	Wind	ow	Edit	Add	a	neck	Sł	neet	Opt	ions	Mię	yrate	Ca	dibre	N	eoCir	cuit	;																Help
R			• •		•	÷	•	•	•		÷	÷	•		• •		•	•		-	-	-	÷	•	•	•	-			•		•	•		
-																																			
æ2																																			
Ľ																																			
Θ^2																																			
1																																			
100																																			
- k																																			
\sim																																			
- 14																																			
Ì																																			
\cap																																			
ă i																																			
制相																																			
明明																																			
Q																																			
,																																			
٦,																																			
abc																																			
\sum																																			
•																																			
	mouse I	· (neo	2Cat	ch s	chSi	inal	eSe	lect	Pt.() (n	cktS	e10	n Mr∙	sch	HiMo	11136	Pon	Jn ()								R	80	hZor	mFi	t.(1	0.0	1 91			
(<u>}</u>	MOUSE L	. \1100	audu	on a	, cita i	urgi		1001	ue U (, (n	01000	01.01		501	arano	,	a opi	PO								n.	30	11200	and 1	0(1.					_



新增Schematic(2/4)

● 指令lcon



儲存(快速鍵:Shift+s)		屬,
放大2倍(快速鍵:])	••	Pir
缩小2倍(快速鍵:[)	\searrow	Lin
擴展(快速鍵:m)	Q,	Re
Copy(快速鍵:c)	[@abc]	Lal
移動(快速鍵:m)	Q.	Se
刪除(快速鍵:del鍵)		Cn
Undo(快速鍵:u)	C	Re





新增Schematic(3/4)

1. 增加元件,按熱鍵 "i"





新增Schematic(4/4)





建立symbol(1/2)

1. Design \rightarrow Create Cellview \rightarrow From Cellview

Virtuoso® Schematic Editing: VLSILAB inv schematic	
Cmd: Sel: 0 3 Tools Design Window Edit Add Check Sheet Ontions Migrate Calibre NenCircuit Help	
Check and Save X	
Save (not needed) S Save As ^s	
Hierarchy Create Cellview	
Rew From Pin List	
Q ² Open Cellview Discard Effits Image: Cellview	
Probe OK Cancel Defaults Apply	Help
Pot Benumber Instances	
Library Name VLSILAB	Browse
Cell Name Inv	
♪ From View Name	anation Options
Synor den	
OK Cancel Apply	Help
*D	View Neme
Display Cellview	
Nouse L: (neo2Catch schSingleSelectPt() (nck) Edit Ontions	SÀMDOT
Pin Specifications	Attributes
Left Pins vin 1	List
Right Pins vout	list
Top Pins	List
Bottom Pins	List
Load/Save 📃 Edit Attributes 📃	Edit Labels 🔄 Edit Properties 🗌



建立symbol(2/2)





轉SP檔(1/2)

1 Fil	$a \rightarrow Export \rightarrow CDI$, New 🕞	EDIF 200
	$e \rightarrow Lxport \rightarrow CDL$	Open	EDIF 300
	icfb - Log: /home/g9864017/CDS.l	Import D	PRFlatten
File Tools	Options	Export (>	CDL.
	THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFOF WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATI	Refresh	DEF
11	OK IIS LICENSONS AND IS SUBJECT TO LICENSE TERMS	Make Read Only	LEF
I		Close Data	Stream
mouse L:	М:	Defragment Data 🗇	CIF
>		Exit	Router

		Virtuoso® CDL Out				
5.(OK Gancel Defaults A	\apply	Help		Library Browser - Virtuoso® CDL Out	
	Template File	2. 點選Library	Browser	, 選擇要輸出。	sp檔的電路	View
	Riss In Backgrossil		LAB →inv	VIS SChemati VIS Of the VIS IIAB and IIIb	C linv	schematic
	Neulsung Mode	Library Browser		analogLib basic cdsDefTechLib functional		
	View Name		sn	9 op37 rfExamples rfLib		
	Output File	inv. sg				
	Resistor Threshold Value	2000 <u>1</u> 1	4. sp档	存放路徑		
	Equivalents	je. Je T				
3	Check Resistors	r⊧ ◆ value ⇔size ⇔none		Close	Filters	Help
	Check Capacitors	◆ vaue ◇ area ◇ perimeter ◇ both ◇ n	one			



轉SP檔(2/2)





3 個項目,可用空間:188.2 GB						
🛷 🔲 [終端機]	🗖 icfb	🗖 Cadence Library Manager	🔯 [univtrain]	👏 sp - 檔案瀏覽器	<u></u>	



Assignment

- 畫出NAND2、Transmission gate、inverter
- 建立symbol
- 轉出SP檔



PMOS (W/L)=0.75um/0.18um NMOS (W/L)=0.25um/0.18um

